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Effects of annealing gas species on the electrical
properties and reliability of Ge MOS capacitors with
high-k y 203 gate dielectric
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II. EXPERIMENT
III. RESULTS AND DISCUSSION
Germanium MOS capacitors were fabricated on
(100) n-type substrate with a resistivity of 0.040 - 0.047
Ocm. The wafers were cleaned in organic solvent
followed by a rinse in 2% HF and de-ionized water for
several times!'. After drying with Nz gas, the wafers were
immediately transferred into a sputtering system (Denton
discovery series). Y Z03 film was subsequently deposited
by sputtering Y Z03 target (99.9% purity) in an Ar ambient.
Y Z03 target received a RF power of 40 W, and operating
pressure was 4.4 mTorr. Post-deposition anneal (PDA)
was performed in Nz, NH3 Oz or NO ambient at 500°C
for 300 s, producing the control, NH3, 02 and NO
samples respectively. Subsequently, Al was evaporated
and patterned as gate electrode with an area of 7.85x 10-5
em". Finally, forming-gas anneal (5% Hz+ 95% Nz) was
implemented at 280°C for 20min.
High-frequency (I-MHz) capacitance-voltage (C-V)
characteristics were measured at room temperature using
HP4284A precision LCR meter. Gate-leakage current
was measured by HP4156A precision semiconductor
parameter analyzer. The cross section of the samples was
measured by TEM. Surface morphology was measured
by AFM. High-field stress (at 10 MY/cm) with the
capacitors biased in accumulation by HP 4156A precision
semiconductor parameter analyzer was used to examine
device reliability in term of gate-leakage increase after
the stress . All electrical measurements were carried out
under a light-tight and electrically-shielded condition.
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Abstract - In this work, Ge MOS capacitors with
y 203 gate dielectric were fabricated. The effects of
annealing in N2, NH3 O2 or NO ambient were
investigated. Experimental results demonstrated that
the NO annealing could improve both electrical
properties and reliability of Ge MOS devices with
y 203 dielectric. On the other hand, the NH3 annealing
resulted in H-related traps while the O2 annealing
suffered from extra GeO x growth, thus both
degrading the performance of the devices.
In order to improve the speed of MOS devices
while scaling down the size of MOS devices, Ge MOS
devices are researched due to high electron and hole
mobilities of Ge. Also high-k materials such as HfOz I-Z,
ZrOz 3 and HffiON 4 have been investigated as the gate
dielectric for Ge devices . Howe ver, the interface quality
ofhigh-k/Ge structure is not as good as that ofthe SiOz/Si
interface. One ofthe main reasons is that unstable GeO x is
grown during high-k gate-dielectric deposition and
post-deposition annealing. Recently rare-earth oxides
such as LaZ03 5 and CeOz 6 were studied as the gate oxide
for Ge MOS devices. But CeOz has a small bandgap of
3.3 eV, which can cause large gate leakage current 6 ;
LaZ03 7 absorbs moisture, which can cause reliability
problems.Yjo; is a promising candidate for gate
dielectric due to its relatively high dielectric constant
(-14-18), high crystallization temperature (-2325 0c) and
wide bandgap (-5.5 eV) 8-10. So far, Y Z03 is an
interesting candidate for Si MOS devices , but there is
little work on Ge MOS devices 9. In this paper, Y Z03 is
researched as the gate dielectric for Ge MOS devices , and
the effects of annealing in Nz, NH3, Oz or NO on the
electrical properties ofGe MOS devices are investigated.
243
Fig.I High-frequency (I-MHz) C-V curve of the Ge
MOS capacitors.
Fig. I shows the C-V curves of the samples.
Compared with the control sample, the capacitance ofthe
02 sample is smaller due to extra GeOxinterlayer growth
during the Oz annealing. However, the capacitances of
the NO and NH3 samples are larger than that of the
control sample, due to nitrogen incorporation. The
incorporated nitrogen can increase the dielectric constant
by passivating the oxygen vacancies which acts as
vacuum or by replacing the oxygen atoms'", Among the
samples, the NH3 sample has the largest capacitance,
which is ascribed to the well-known best nitridation
effect of the NH3 gas.
Table I lists the device parameters extracted from the
high-frequency C-V curves . Interface-state density at
midgap is extracted by using the Terman's method for
comparison purpose only.13 Compared with the control
sample, the gate-oxide capacitance Cox of the Oz sample
is decreased, due to extra growth of GeOx during the
annealing. On the other hand, the Cox ofthe NO sample is
increased due to increased dielectric constant, as
mentioned above. The Vfb is positive for four samples,
indicating negative charges which may be related to
trapped charges in the dielectric bulk or at the YZ03/Ge
interface. Comparing with the control sample, the NO
and NH3 samples have negative Vfb shift , implying
positive charges formed during the PDA. This should be
due to the nitrogen incorporation. In particular, the NH3
sample has more nitrogen incorporation, thus larger Vfb
shift . The midgap interface-state density (Dit) of the NO
sample is lower than that ofthe control sample, due to the
nitrogen incorporation which could passivate the
dangling bonds in the bulk or at the interface, thus
improving the interface quality. The NH3 sample has
larger D, than that of the NO sample , which could be
explained by H-related traps created during the NH3
annealing. The 02 sample suffers from extra growth of
GeOx which would generate defects at the YZ0 3/Ge
interface, thus larger D, than that of the control sample.
Fig.2 shows the TEM and AFM pictures of the
control sample. It is shown that there is no obvious GeOx
interfacial layer grown at the YzO)Ge interface, which
should be attributed to the stability of the YZ03 gate
dielectric in contact with the Ge substrate. The AFM
picture for the gate dielectric ofthe control sample shows
very good surface morphology, with a surface roughness
of - 0.26 nm RMS. In a word, Y Z03 has good interfacial
quality with germanium, with smooth interface and good
surface morphology for the control sample.
From Fig. 3, it is observed that the NO sample has
the smallest gate leakage current, indicating best interface
quality (supported by its smallest Dit of 1.7xlOII
cm-ZeV· I ) , ascribed to the nitrogen incorporation which
could passivate the dangling bonds of the gate dielectric
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or at the YzO)Ge interface. Compared with the control
sample, the gate leakage currents of the 02 and NH3
samples are increased, which could be explained either by
the extra GeOx growth during the Oz annealing or the
H-related traps introduced during the NH3 annealing.
(a)
(b)
Fig. 2 (a) TEM and (b) AFM pictures of the control
sample
Table I Gate-oxide capacitance, equivalent oxide thickness, flatband voltage and midgap interface-state density extracted
from the I-MHz C-V curve , dielectric thickness measured by ellipsometer and dielectric constant for the samples.
Sample Cox teq Vjb Dil atmidgap a: tdie k
(PF) (A) (V) (em-2eV1) (em-2) (nm)
control 89.8 30 0.33 3.9 xlO" -1.87xlOl~ 5.5 7.2
NO 103.5 26 0.16 1.7xlO" -1.55xlOl~ 6.1 9.3
NH3 110.7 25 0.13 2.1 xlO" -1.45xlOl~ 6.0 9.5
02 80.9 34 0.36 4.3xlO" -1.85x 101~ 6.2 7.1
0.01 .--------,---------,-------::-::-1
1E-B OLL_~__'--_~_~__~_~
o
V,(V)
Fig. 4 Gate leakage current of the samples before
and after stress
In order to evaluate the reliability of the samples, a
high-field stress (at 10 MHz for 3600 s) is imposed on the
samples. Fig. 4 shows the gate leakage currents before
and after the stress. It is shown that the NO sample has the
smallest increase of gate leakage current after the stress ,
while the NID sample has the largest increase of gate
leakage current. The possible reason is that nitrogen
incorporation can passivate the dangling bonds in the gate
dielectric or at the interface, thus increasing the resistance
against high-field stressing. On the other hand, the NH3
sample has a large number of weak H bonds which could
be easily broken during the high-field stress, resulting in
large increase ofgate leakage current. The 02 sample has
extra growth ofunstable GeOx, and thus large increase of
gate leakage current after the stress and degraded
reliability.
Rare-earth metal oxide Y203 is deposited as the gate
dielectric ofGe MOS capacitors and then annealed in N2,
NH3, NO and O2 ambient respectively. Experimental
results show that Y203has good interface quality with Ge,
with smooth interface and good surface morphology for
the sample annealed in N2gas. Also, the NO sample has
the smallest midgap interface-state density and gate
leakage current before and after stress , due to nitrogen
incorporation. The NID sample suffers from
hydrogen-related electron traps , leading to the largest
gate leakage current and largest stress-induced leakage
increase. In conclusion, the Y203 should be a promising
candidate as the gate dielectric of Ge MOS devices, and
the NO annealing could introduce sufficient nitrogen into
the dielectric to improve the interface properties and
enhance the reliability of the Ge MOS devices.
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